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We propose a new process by which patterns produced by nanostencil lithography can be reversed,
so that the final pattern on the substrate has the same contrast filled or empty as that of the stencil.
In this process, the stencil pattern is first formed on an intermediate sacrificial layer, and then
transferred onto the underlying substrate in a reverse manner. Using this process, we can form
various pattern structures that cannot be produced by the normal stencil process, such as an array of
pores or multiple parallel bridges. Because a bridge in the stencil is transferred also as a bridge on
the substrate, we can not only avoid the widening of a narrow bridge pattern by the stress-induced
bending of the membrane, but also reduce the width of the bridge even further using the pattern
blurring. Using SiO2 as an intermediate layer, we have fabricated various reversed Cr patterns on Si,
including an array of 800 nm circular pores and a 100-nm-wide and 150-nm-long nanobridge.
© 2006 American Vacuum Society. DOI: 10.1116/1.2366610I. INTRODUCTION
Among many emerging nanopatterning techniques for
overcoming some intrinsic limitations of conventional photo
or electron beam lithography, such as nanoimprinting,1 mi-
crocontact printing,2 dip pen,3 nanodispensing,4 and nanos-
tencil lithography,5 nanostencil lithography5 has a particu-
larly simple process flow, low cost, little restriction on
substrate or pattern materials, and high compatibility with
organic or biological surfaces. In a stencil lithography pro-
cess, a material is evaporated onto a substrate through a sten-
cil membrane with micro/nanoscaled apertures, by which
those patterns are transferred onto the substrate Fig. 1. As
the stencil itself is used as a shadow structure during depo-
sition and then lifted away, patterns are formed directly on
the substrate without using any resist layer. Because the
whole process is free from any mechanical or chemical con-
straints of typical resist processing e.g., spin coating, bak-
ing, developing, and stripping, patterns can be formed on
mechanically fragile,5 chemically vulnerable,6 or even
three-dimensional7 structures.
However, the nanostencil lithography has some draw-
backs as a shadow mask deposition technique. First, as the
pattern transfer occurs by deposition through holes of a sten-
cil, only isolated filled shapes can be formed. Because we
cannot fabricate a stencil containing floating islands, it is
nearly impossible to obtain isolated empty shapes with their
surrounding area filled with a certain material. Although it
was demonstrated that an island suspended by narrow bars in
a stencil could be transferred as an isolated empty area due to
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larger than tens of micrometers.8 In addition, when we pro-
duce a nanowire connecting two large pads nanobridge,
which is commonly used for electronic or sensor devices,9,10
it is difficult to control the width of the bridge precisely. In
that case, we need a stencil with a slit connecting two large
openings, where the slit is composed of two freestanding
cantilevers Fig. 2. Such a freestanding cantilever is readily
bent by thermal or intrinsic stress induced by the deposition
of a different material,11 which increases the slit width during
the deposition process.12
In the present work, we propose a new process by which
patterns produced by nanostencil lithography can be re-
versed, so that the final pattern on the substrate has the same
contrast filled or empty as that of the stencil. Because an
open region and a closed region of the stencil are transferred
as an empty area and a filled area on the substrate, respec-
tively, we could not only produce isolated empty shapes but
also avoid the widening of a narrow bridge pattern by the
stress-induced bending of the membrane. In addition, by uti-
lizing the pattern blurring, we could reduce the width of a
bridge pattern even further.
II. EXPERIMENT
A. Nanostencil fabrication
A 150- or 500-nm-thick low-stress silicon nitride SiN
layer was grown on a 380-m-thick double-side polished Si
wafer by low-pressure chemical vapor deposition. By deep-
ultraviolet lithography and dry etching of SiN, large aper-
tures larger than 200 nm in width of the stencil were pat-
terned on the front side. The windows for KOH etching of Si
were defined on the backside by conventional photolithogra-
phy and dry etching of SiN. Then, the entire thickness of the
Si wafer was removed by anisotropic wet etching in a KOH
2772/24„6…/2772/4/$23.00 ©2006 American Vacuum Society
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membrane, small apertures less than 150 nm in width were
added by focused ion beam FIB milling using Ga+ ions
V=30 kV, I=10 pA. Before the FIB process, the mem-
brane was coated with 20 nm of Al for minimizing electrical
charging and enhancing the resolution of the milling process.
B. Reverse nanostencil lithography
A Si wafer was oxidized to have a 50-nm-thick SiO2
layer, as a substrate for the reverse patterning process Fig.
3a. By evaporating 20 nm of Cr onto the substrate through
the nanostencil Fig. 3b, the primary Cr pattern was
formed on the oxide layer Fig. 3c. Using the Cr pattern as
an etch mask, the oxide layer was dry etched and then
slightly wet etched so that an undercut of 50 nm was
formed along the periphery of the pattern Fig. 3d. In the
next step, 15 nm of Cr was evaporated again over the entire
substrate area with no mask, whereby the deposition of Cr on
the oxide sidewall was prevented by the overhanging struc-
ture of the primary Cr layer Fig. 3e. Finally, the Cr/SiO2
layer was lifted off in a 7:1 buffered HF BHF solution,
leading to the formation of a reversed Cr pattern on the Si
substrate Fig. 3f.
III. RESULTS AND DISCUSSION
Figures 4a–4c show the evolution of the pattern struc-
ture during the reversing process. After dry etching the oxide
layer using the primary Cr pattern as an etch mask, the side-
wall of the oxide pattern coincided with the edge of the Cr
pattern Fig. 4a. However, after an additional wet etching
of the oxide in the lateral direction, a small undercut of
50 nm was produced along the periphery of the pattern
Fig. 4b. Such an overhanging structure functioned as an
FIG. 1. Schematic representation of the stencil lithography process.
FIG. 2. Formation of a nanowire pattern connecting two large pads nano-
bridge by the normal nanostencil lithography. The narrow slit connecting
two large openings in the stencil is composed of two freestanding
cantilevers.
JVST B - Microelectronics and Nanometer Structuresin situ shadow mask during the deposition of the second Cr
and formed a discontinuity along the boundary so that the
BHF solution could penetrate during the lift-off process Fig.
4c. Figure 5a shows a primary Cr pattern formed by the
stencil deposition on a SiO2/Si substrate, and Fig. 5b
shows the reversed pattern on Si. Those two patterns have
exactly the same shape and size, but their contrasts are op-
posite to each other.
Although the nanostencil lithography has been used for
forming various structures such as nanodots,13 nanobridges,
and nanocantilevers,14 all of those patterns were the combi-
nation of only isolated filled polygons. By using the reverse
process, however, we could also produce an array of pores
because reversed patterns have isolated empty shapes Fig.
6a. It implies that now we can form both filled and empty
shapes by choosing the normal or reverse process properly,
as in the cases of photo and electron beam litho-
graphies where both positive and negative resist processes
are available.
Figure 7b shows the scanning electron microscopy
SEM image of a Cr nanobridge pattern, which was formed
by the reverse patterning process from a stencil in Fig. 7a.
Such a nanobridge structure can be fabricated also by the
normal stencil technique, using a stencil with a narrow slit
connecting two large openings. In that case, however, two
freestanding cantilevers composing the slit are very vulner-
FIG. 3. Reverse nanostencil lithography process. a Growth of 50-nm-thick
thermal SiO2 on the Si substrate. b Evaporation of 20-nm-thick Cr onto the
substrate through the stencil. c Formation of the primary Cr pattern on the
SiO2 layer. d Dry and wet etching of the SiO2 layer using the Cr pattern as
an etch mask. e Secondary deposition of 15-nm-thick Cr on the entire
substrate. f Formation of the reversed Cr pattern by lift-off in a BHF
solution.able to the stress induced by the deposition of a pattern
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brane, those cantilevers are easily bent and cause the widen-
ing of the slit. In the reverse stencil process, such a stress
effect can be eliminated because the stencil itself has a
bridge structure without any freestanding cantilevers. In-
stead, the final bridge pattern was narrower than the stencil
bridge structure Fig. 7, which was caused by the blurring of
the primary Cr pattern. The blurring effect, which is induced
by a gap between the stencil and the substrate during the
deposition process, makes the deposited pattern larger than
the original aperture size.12,15 Therefore, in the normal sten-
cil process, we need to minimize blurring to achieve a highly
miniaturized bridge structure. In the reverse process, how-
ever, we can make use of blurring to reduce the width of a
bridge even further, as a bridge structure of the stencil is first
transferred as a narrower gap on the intermediate SiO2 layer
Fig. 7c.
FIG. 4. Evolution of the pattern structure during the reversing process: a
after dry etching of the SiO2 layer, b after the additional wet etching, and
c after the deposition of the second Cr.
FIG. 5. Reversing behavior of a Cr stencil pattern. a The primary Cr pat-
tern on the SiO2/Si layer formed by the stencil deposition and b the re-
versed Cr pattern on Si.
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technique, it is also required to keep the aspect ratio of the
aperture height to width as small as possible to prevent the
clogging of the aperture by the deposition onto the aperture
sidewall.16 A thinner membrane is needed to obtain a nar-
rower bridge, which reduces the mechanical strength of the
membrane. In the reverse process, it is not necessary to use a
thinner membrane for a narrower bridge pattern because the
deposition occurs through two relatively large holes compos-
ing a stencil bridge.
FIG. 6. Various types of the Cr pattern on Si formed by the reverse nanos-
tencil process.
FIG. 7. SEM images of a the nanobridge structure in a SiN stencil and b
the Cr pattern obtained from it by the reverse nanostencil process. The
beneficial effect of pattern blurring is schematically shown in c. Due to the
pattern blurring during the stencil deposition, the final Cr bridge pattern is
narrower than the original SiN bridge in the stencil.
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tiple bridge structure can be produced. Although an array of
parallel nanobridges is a quite useful configuration for vari-
ous electronic or sensor devices,17,18 it cannot be fabricated
by one deposition step in the normal stencil process because
it is impossible to make more than one slit connecting two
large openings in a stencil. In the reverse process, there is no
limit on the number of bridges because a bridge of the stencil
is transferred also as a bridge in the final structure.
On the other hand, it should also be pointed out that the
reverse stencil process has some inherent limitations. Be-
cause the reverse process employs an intermediate sacrificial
layer as a medium for the dual pattern transfer, the substrate
has to undergo deposition, dry etch, and lift-off processes for
the intermediate layer. Unlike the normal stencil process
where the final pattern is directly formed on a desired sub-
strate by a single deposition step, the reverse process requires
the substrate material to be robust enough to survive those
additional process steps. For this reason, the reverse stencil
process is hardly applicable to organic or biologically active
surfaces. In addition, as the etching selectivity between the
pattern material and the sacrificial layer should be very high
for the lift-off process, only certain combinations of the pat-
tern and sacrificial materials are possible.
As we have discussed, the normal and the reverse nanos-
tencil processes have their own unique characteristics which
are complementary to each other. By combining both pro-
cesses properly, we can utilize the nanostencil lithography
technology as a more powerful tool for producing various
kinds of micro- or nanostructures.
IV. CONCLUSIONS
We developed a new process for reversing the patterns
formed by nanostencil lithography using a dual pattern trans-
fer through an intermediate sacrificial layer. In this process,
the final pattern structure has the same contrast as that of the
stencil, which enables us to produce various pattern struc-
tures that cannot be formed by the normal stencil process.
Equipped with both positive and negative pattern transfer
processes, the nanostencil technology can be used as a more
competitive tool for overcoming the limitations of conven-
tional lithography techniques.JVST B - Microelectronics and Nanometer StructuresACKNOWLEDGMENTS
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